From LogiWiki - Your Wiki for all things Apple MacBook and iPhone related
Jump to navigation Jump to search

EFI Bootup CS Graph


SPI CS during a successful bootup on an 820-4924. The first 200ms burst seems to signify there is good communications with the EFI. With bad traces, that initial burst lasts around 2ms. Near the start of the 1.2 second burst the chime sounds and backlight turns on.

Successful Boot EFI 1.jpgSuccessful Boot EFI 2.jpg


Communication issue

CPU VCore, SLP_S5# and SPI_CS0_L when R6120 is removed on an 820-3437, simulating communication issue with SPI ROM causing power cycling.

  • CPU VCore
  • PM_SLP_S5_L
  • SPI_CS0_L

Commmunication ok

Expected SPI_CS0_L behaviour before RAM initialization. This board has RAM issue, on a working board there will be more activity afterwards when EFI is copied into RAM.




SPI_MLB_CS_L 2.4 second graph

SPI_MLB_CS_L 12 second graph

SPI_MLB_CS_L 24 second graph. Charger chime happens at the end of the communications

SPI_MLB_CS_L in blue, SPIROM_USEMLB in yellow. 24 second chart.


LPC_FRAME_L in blue, SPI_MLB_CS_L in yellow. 2.4 second graph.

LPC_FRAME_L in blue, SPI_MLB_CS_L in yellow. 24 second graph.


because they switched to Quad SPI, they can't use HOLD# directly to bypass SPI ROM as it's now an I/O pin.

It uses a different SPI ROM chip (the smaller WSON8 footprint IIRC) which supports Quad SPI. Typically it has to be enabled by setting the "QE" (Quad Enable bit) with a programmer, then those 4 pins will act as I/O all the time. With Dual SPI that was used before, the communication starts in standard (single) SPI and then a command is used to switch to Dual SPI.

[5:01 PM] piernov: SPI is originally a protocol that works with 2 simplex data lines(only one direction, one transmit MISO, one receive MOSI, viewed from the SPI ROM). In dual mode, those 2 lines are now half-duplex data lines (bidirectional, but not at the same time, it alternates directions) and data is shared across them (so that the device can send or receive twice as fast). In quad SPI mode, it's similar to dual SPI but you now have 4 data lines because you use the Hold and Write Protect signal lines as data lines, so you can transmit 4 times as fast as on a standard SPI bus.

EFI Tools

Script EFI Tool

EFI ME Cleaning

How to clean the Intel ME (Management Engine) region of the EFI

EFI Change Serial Number

How to edit the serial number of a Mac

EFI Bootup Diagram

EFI Boot up Diagram.jpg